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Abstract— The microwave and power performance of fabri-
cated InP-based single and double heterojunction bipolar tran-
sistors (HBT’s) is presented. The single heterojunction bipolar
transistors (SHBT’s), which had a 5000-A˚ InGaAs collector, had
BVCE0 of 7.2 V and JCmax of 2  105 A/cm2. The resulting
HBT’s with 2  10 m2 emitters produced up to 1.1 mW/m2 at
8 GHz with efficiencies over 30%. Double heterojunction bipolar
transistors (DHBT’s) with a 3000-A˚ InP collector had a BVCE0
of 9 V and JCmax of 1.1  105 A/cm2, resulting in power
densities up to 1.9 mW/m2 at 8 GHz and a peak efficiency of
46%. Similar DHBT’s with a 6000-A˚ InP collector had a higher
BVCE0 of 18 V, but the JCmax decreased to 0.4  105 A/cm2
due to current blocking at the base–collector junction. Although
the 6000-A˚ InP collector provided higher fmax and gain than
the 3000-A˚ collector, the lower JCmax reduced its maximum
power density below that of the SHBT wafer. The impact on
power performance of various device characteristics, such as knee
voltage, breakdown voltage, and maximum current density, are
analyzed and discussed.
I. INTRODUCTION
POWER amplifiers for wireless communication systemsrequire high-frequency active devices that have accept-
able gain, produce significant output power, and cause little
signal distortion. In addition, hand-held units require power
amplifiers with high power-added efficiency (PAE) in order
to maximize battery lifetime. Due to their ability to handle
high power densities at microwave frequencies, heterojunction
bipolar transistors (HBT’s) operating linearly under Classes A
and AB are good candidates for such amplifiers. While their
breakdown voltages are typically not as high as GaAs-based
HBT’s, the excellent high-frequency performance and lower
turn-on voltage of InP-based HBT’s make them of interest for
wireless applications.
The simplest InP-HBT designs use a single heterojunction
between the emitter and base, with the base and collector both
composed of InGaAs. However, the narrow-bandgap collectors
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in these single heterojunction bipolar transistors (SHBT’s)
limit the breakdown voltage below 10 V for typical collector
thicknesses, and the maximum , while conducting appre-
ciable collector current, drops below 5 V. While this limited
output voltage imposes limitations, output power levels up to
1.4 mW/ m at 10 GHz have been reported by the authors
using SHBT designs [1].
In order to increase the output voltage swing, InP is often
used for the collectors of InP-based HBT’s, which forms a
second heterojunction with the InGaAs base. While break-
down voltages as high as 32 V [2] have been reported
with these double heterojunction bipolar transistors (DHBT’s),
the base–collector heterojunction must be designed carefully
to suppress collector current blocking due to conduction-
band spikes. Published results on InP-based DHBT’s in-
clude a tunneling InP collector [3], a linearly graded In-
GaAlAs junction [4], a step-graded InGaAsP junction [5],
and linearly-graded chirped superlattices (CSL’s) using either
InGaAs/InP [6] or InGaAs/InAlAs [2]. Power densities as
high as 3.5 mW/ m (2.5 W total) with PAE of 56% at 9
GHz using the InGaAs/InAlAs CSL approach [2] have been
reported by Hughes Research Laboratories, Malibu, CA. While
more difficult to design, DHBT’s with InP collectors offer an
advantage over InGaAs–collector HBT’s for power amplifiers.
InP-based DHBT’s offer similar power performance to GaAs-
based HBT’s at -band; however, the 0.67-V lower turn-
on voltage of InP-based HBT’s decreases its power-supply
requirements [7].
In this paper, we present issues and results on power
amplification using InP-based HBT’s and perform a compar-
ative study of InP/InGaAs SHBT’s and InP/InGaAs/InP CSL
DHBT’s in terms of their power capability. First, some issues
for efficient linear power amplification are discussed. Then,
device results are presented for both the SHBT’s and the
DHBT’s used in this study. Finally, the results from power and
load–pull measurements of both the SHBT’s and DHBT’s are
presented and discussed, leading to conclusions regarding the
merits of these SHBT’s and DHBT’s for power amplification.
II. ISSUES FOR POWER AMPLIFICATION IN HBT’S
In order to reduce the supply voltage for longer battery life,
single-transistor output stages are common in power amplifiers
for hand-held units. Due to the linearity requirements set by
wireless modulation schemes such as QPSK, these output-
stages usually employ Classes A or AB operation, operating
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at power levels that do not exceed the 1-dB gain compression
point
–
In the first order, the maximum output power and efficiency
of an HBT under Class A is limited by the breakdown voltage
, the knee voltage , the maximum collector current
, and the gain . While it does not precisely scale with
the HBT emitter area, increases with emitter area and
can be approximated by for this analysis, where
is the maximum collector current density and is limited
by the HBT design. Under these assumptions and neglecting
HBT nonlinearity, maximum output power is generated by
sweeping between at and at ,
resulting in an optimal (real part of the) load impedance
(1)
The peak linear output power and efficiency can then be
estimated as
(2)
and
(3)
Analogous expressions can be derived for Class-B operation,
where the pre-factor in (2) is increased from 0.125 to 0.149,
and the PAE expression has a similar form and peaks at 78%
rather than 50%. Typically, the circuit technology limits the
minimum that can be synthesized for output matching,
which then determines the maximum usable device area from
(1). The peak output power and PAE are then limited by (2)
and (3).
Since power HBT’s need high and PAE, this brief
analysis indicates the required HBT characteristics: high ,
high , and low High is also desired to
reduce the required HBT area, which is limited by space,
nonuniform heating, and signal phasing concerns. Note that
the presented here, which generates the most linear output
power, is not directly related to the matched load impedance
for the highest gain. Therefore, the actual load impedance
presented to the HBT is chosen between this and to
trade off , , and PAE.
InP-based SHBT’s and DHBT’s each offer advantages for
power amplifiers. Best reported values of some relevant pa-
rameters were compiled from a variety of different published
HBT’s and are shown in Table I. The higher primarily
allows DHBT’s to generate more output power than SHBT’s,
and the lower thermal resistance to the substrate due to the InP
collector allows for lower and more uniform junction temper-
atures. The higher saturation velocity of the InP collector also
allows for proportionally higher before the onset of
the Kirk effect at a given collector doping. With emitter–base
and base–collector compositional grading, the offset voltage
and are theoretically slightly smaller for DHBT’s. The
higher together with this lower allows slightly
higher efficiencies for DHBT’s as compared to SHBT’s. For
TABLE I
BEST REPORTED STATISTICS COMPILED FROM A VARIETY OF DIFFERENT
InP-BASED MICROWAVE SHBTS AND DHBTS. THE BOTTOM TWO
ROWS SHOW MATERIAL PARAMETERS FOR InGaAs (SHBT)
AND InP (DHBT) COLLECTORS
example, by using (2) and (3) for Class-A operation together
with the data in Table I and a system minimum of 5 ,
large DHBT’s should be able to generate 25.2-W output power
at 44% PAE, while similar SHBT’s should generate 1.2-W
output power at 42% PAE. Therefore, DHBT’s are the best
choice for high-power applications.
However, the spike in the conduction band of DHBT’s may
limit , may increase , and may also limit the gain at
low , which can introduce additional nonlinearities to the
output characteristics. Since SHBT’s are also easier to design
and grow than DHBT’s, they may be more cost effective and
a better choice for power amplifiers that only require moderate
output power levels. This will be discussed and clarified more
in Sections V and VI.
III. SHBT DESCRIPTION AND PERFORMANCE
The SHBT epilayers were grown by low-pressure
metal–organic chemical vapor deposition (MOCVD) at
The University of Michigan at Ann Arbor. It consisted
of a 2000-A˚ undoped InP buffer on a semi-insulating InP
substrate, a 5000-A˚ n (2 10 cm ) InGaAs subcollector
layer, a 5000-A˚ n (5 10 cm ) InGaAs collector, a
600-A˚ p (1.5 10 cm ) InGaAs base, a 100-A˚ undoped
InGaAs spacer, a 1500-A˚ n (5 10 cm ) InP emitter, a
700-A˚ n (2 10 cm ) InP layer, and a 2000-A˚ n (2
10 cm ) InGaAs cap. The base employed the maximum
achievable p-doping of InGaAs in this MOCVD using zinc,
as determined by studies on zinc activation. The 600-A˚ base
provided a good tradeoff between base transit time and base
resistance, and the 100-A˚ undoped emitter–base spacer was
employed to minimize zinc diffusion difficulties.
The SHBT’s were fabricated using a self-aligned emit-
ter process, which uses selective wet etches to produce a
0.2- m base contact-to-emitter separation. The base–collector
capacitance was minimized by using the base contact as a self-
aligned etch mask for the base mesa. The emitter and collector
ohmic contacts used nonalloyed Ti/Pt/Au metallization, and
the base contact used Pt/Ti/Pt/Au metallization.
Typical – characteristics for SHBT’s with 2
10 m emitters are shown in Fig. 1. The devices had a dc
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Fig. 1. IC -VCE characteristics of 2  10 m2 SHBT with IB =
50 A/step.
small-signal gain and and from
the Gummel plots. Although for large n-p-n HBT’s
was as high as 7.2 V, the maximum for
A/cm was approximately 2.5 V. Microwave performance
measured up to 25.5 GHz and extrapolated at 20 dB/decade
resulted in optimal and matching of 95 and 55 GHz,
respectively, at V and mA. The
increased to 58 GHz when VCE was increased to 2.0 V.
Although the peak occurred at A/cm ,
the HBT’s could be operated above A/cm ,
where the Kirk effect and high-level injection degraded to
60 GHz and to 37 GHz at V. Further details
on device performance can be found in an earlier report by
the authors [1].
IV. DHBT DESCRIPTION AND PERFORMANCE
The InP/InGaAs DHBT epilayers were grown by chemical
beam epitaxy (CBE) at The University of Michigan at Ann
Arbor. They consisted of a 6000-A˚ n (10 cm ) InGaAs
subcollector layer on a semi-insulating InP substrate, an n
(3 10 cm ) InP collector, a base–collector grading
region including a 10-period 500-A˚ n (3 10 cm )
InP/InGaAs CSL, a 600-A˚ p (3 10 cm ) InGaAs base,
a 20-A˚ undoped InGaAs spacer, a 1500-A˚ n (5 10 cm )
InP emitter, a 500-A˚ n (10 cm ) InP layer, and a
1000-A˚ n (10 cm ) InGaAs cap. Two heterostructures
with different InP collector-layer thicknesses were grown:
DHBT A with A˚ and DHBT B with
A˚. The overall base–collector junction design consists
of the ten-period InGaAs/InP CSL, sandwiched by a 40-A˚
n-type delta-doped (4 10 cm ) InP layer and a thin
(20 A˚) InGaAs undoped spacer. The InP delta-doped layer
was inserted at the end of the CSL prior to the InP collector to
suppress the quasi-electric field generated by the compositional
grade. The thickness of the CSL InP layers was linearly
increased from 5 A˚ at the interface of the base–collector
junction to a thickness of 45 A˚ at the collector side with a
period thickness of 50 A˚. The beryllium-doped base was set
to the maximum achievable doping with good material quality
Fig. 2. IC–VCE characteristics of 2.5  10 m2 device from DHBT A
with IB = 20 or 40 A/step.
for this CBE. The DHBT’s were fabricated using a similar
process and layout to the SHBT’s. The CSL structure was
etched by either a reactive ion etch (RIE) or a nonselective
wet etch [6].
The dc and small-signal device performance of the DHBT’s
were characterized from measured input/output I–V charac-
teristics and bias-dependent -parameters. Gummel plots of
this DHBT had ideality factors of and .
Typical - characteristics for a 2.5 10 m device
from DHBT A are shown in Fig. 2. The current peaking at
low has been attributed to coherent electron transport
through some periods of the InGaAs/InP CSL [6], which is less
pronounced than similar oscillatory – behavior reported
from an InGaAs/InAlAs CSL with 25-A˚-thick periods [8].
The DHBT’s demonstrated not only high breakdown voltages
due to the use of a wide-bandgap InP collector, but also
good injection properties because of the CSL grade design,
which suppressed the current blocking effect occurring at the
InP/InGaAs base–collector junction. The knee voltage was
limited by slight current blocking at low and was almost
identical to that reported for DHBT’s with InGaAs/InAlAs
CSL designs [9]. The current blocking could be reduced
through the use of more superlattice layers with a thinner
period in the CSL [8], which should allow very low knee
voltages such as 0.6 V at 10 A/cm , as reported for a step-
graded InGaAsP base–collector heterojunction [5].
The important performance parameters of the DHBT’s
with two different collector thicknesses are summarized and
compared with the SHBT’s in Table II. scales almost
linearly with the thickness of the lightly doped InP collector
and demonstrates approximately double that of SHBT’s with
similar collector thicknesses. Due to the thicker collector of
DHBT B when compared to DHBT A, the larger reduced
by 23%, and the smaller increased by 43%.
The SHBT had a lower base doping and a slightly different
lateral layout than the DHBT’s, all of which contribute to a
reduced , increased , and increased for the SHBT.
These effects resulted in the higher and lower of the
SHBT. The base doping was low enough for all three wafers in
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TABLE II
PERFORMANCE OF HBTS WITH 2  10 m2 EMITTERS FABRICATED
FROM THE SHBT AND BOTH DHBT WAFERS
which Auger recombination did not severely limit the current
gain.
The injection performance improved when moving from
DHBT B to A, which had higher and current gain with
a slightly smaller knee voltage. This is because for a given
base–collector reverse bias, the overall electric field across
the base–collector junction and collector region is higher for
the shorter collector, which suppresses the electron blocking at
the base–collector heterojunction more effectively. In addition,
the higher electric field in the shorter collector delays base
push-out to higher current density. However, once base push-
out occurs, the reduced electric field causes the base–collector
heterojunction to start blocking electrons, causing the gain to
drop rapidly for currents above on both DHBT wafers.
In comparison, the absence of any heterojunction barrier at the
base–collector interface of the SHBT reduced its knee voltage
to 50% of that for the DHBT’s. Similarly, due to the lack
of barrier, the SHBT demonstrated only a slight decrease in
gain as base push-out occurred, allowing it to operate at a
thermally limited current density approximately twice that of
the DHBT’s. Since the SHBT and both DHBT wafers had
similar emitter–base junction designs, all HBT’s measured had
fairly uniform gain versus collector current, which is required
for linear amplifiers.
V. POWER CHARACTERIZATION
The power characteristics of both the SHBT’s and DHBT’s
were measured on-wafer at 8 GHz using a source– and
load–pull system developed in-house. The system uses dual
FOCUS electromechanical tuners under computer control to
synthesize source and load reflection factors up to 0.8 at the
HBT’s. For all measurements, the source and load impedances
were simultaneously optimized for optimal gain at a fixed bias
point and fixed level of input power. Then the input power was
swept while maintaining constant and bias, and the
output power and the HBT currents were measured.
The optimal bias points and source/load impedances for
maximum output power from several SHBT’s and one DHBT
from each wafer are shown in Table III. Note that these
conditions, which were slightly into Class-AB operation, in-
dicate the best output power, but not the best gain or PAE
performance of the HBT’s. These HBT’s were representative
of all devices measured. While the HBT’s presented here
are all relatively small devices, which can generate only
limited output power, previous power studies indicated that
the -band performance scales linearly from one to four
identical emitter fingers and fairly well up to ten emitter fingers
[1]. Additional difficulties encountered for very large HBT’s
include thermal management and matching of very small input
and output impedances.
All HBT’s were optimized for maximum output power
under large-signal operation near the 1-dB gain compression
point. Note that none of the HBT’s could be operated at
above without causing the HBT’s to burn out at
moderate-to-high collector currents, which forced the choice
of low in Table III. Nevertheless, the higher breakdown
voltages of the DHBT’s allowed for a higher bias than for
the SHBT’s. Similarly, the collector bias current followed the
trends for of the three wafers, with the SHBT wafer
allowing the highest current density and DBHT B allowing
the least. Note that as increased, self-biasing caused to
increase much above the values listed in the table.
Table III also shows the peak gain, output power at 1-dB
gain compression
–
), and associated PAE under these
Class-AB bias points and source/load impedances. These val-
ues and the real part of roughly correspond to the Class-A
predictions from the simplified expressions in (1)–(3). For
example, the predicted Class-A maximum output power for
SHBT 1 and DHBT B1 is 8.8 and 14.6 dBm, respectively.
Similarly, the predicted Class A PAE for SHBT 1, DHBT
A1, and DHBT B1 are 31%, 27%, and 34%. Analysis of
these equations indicates that the PAE is mostly limited by
the difference : if were reduced to 0, PAE
would be 47%–49% (where the theoretical maximum is 50%
for Class A). More realistic HBT optimizations could produce
V, which would result in PAE of 39%, 41%, and
45% for SHBT 1, DHBT A1, and DHBT B1, respectively.
Further analysis indicated that larger HBT emitters (with
correspondingly smaller load impedances) can be used to
generate more output power, provided that gain does not
degrade as the HBT area increases. Note that all of these
HBT’s were actually biased such that both the dc bias
and the transient were significantly below . For
better accuracy in this case, in (1)–(3) was replaced
by the peak transient as estimated from and
—i.e., , so that
.
The input–output power curves when tuned for maximum
output power (conditions from Table III) are shown in Fig. 3.
The higher of HBT’s on DHBT B allowed them to
produce more gain at 8 GHz than on DHBT A for all HBT’s
measured. However, the same high caused for
DHBT B at 8 GHz, making the optimal matching impedances
under small-signal operation. On the other hand, the
optimal under large-signal operation was smaller since
operation occurs under full current and voltage swing, as
partially determined by the dc load line of (1). This created
a tradeoff in the optimal load impedance for either small- or
large-signal operation for DHBT B. For example, Fig. 4 shows
the load–pull characteristics of DHBT B1 at V
and mA under small-signal excitation. As can be
seen, the peak gain is 21.05 dB at , while
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TABLE III
BIAS POINTS AND SOURCE/LOAD IMPEDANCES FOR MAXIMUM OUTPUT POWER UNDER LARGE-SIGNAL OPERATION FOR SEVERAL DEVICES FROM THE SHBT
WAFER AND ONE DEVICE FROM EACH DHBT WAFER. GAIN AND PAE WHEN MATCHED FOR MAXIMUM OUTPUT POWER ARE ALSO LISTED
Fig. 3. Output power from the HBT’s as a function of input power under
the conditions shown in Table III.
Fig. 4. Load–pull measurement of gain (in decibels) for 3f  2 10 m2
device from DHBT B at Pin =  19:1 dBm. Peak gain is 21.05 dB at
 L = 0:8006 46

.
the gain is only 10 dB at (i.e., maximum
output power) from Table III. This results from the increase
of optimum load impedance from at small
signal to at large signal and from the
resulting impedance mismatch when the device is terminated
with , but is operated at small signal.
Unlike DHBT B1, the lower of SHBT 1 permitted
simultaneous source and load matching at small signal with
Even so, the effects of the dc char-
acteristics caused the optimal to move to
under large-signal operation. The SHBT’s demonstrated a
smaller improvement in gain when optimized for small-signal
operation; e.g., the peak gain for SHBT 1 when optimized
for small-signal operation increased from 12.4 to 15.1 dB.
The similar dc characteristics of DHBT A1 to SHBT1 caused
similar variations with increasing input power: moved from
when tuned for maximum gain at small signal
to when tuned for maximum output power at
large signal. Overall, the thick-collector/high- DHBT’s
manifest a larger difference between optimal impedance for
small- and large-signal operation, while this is not the case
for thin-collector/low- DHBT’s or SHBT’s. Therefore,
in order to optimize the design of a circuit that operates
over a large range of input power, thick-collector DHBT’s
should be characterized over the whole range of input power.
On the other hand, such circuits that operate over a large
range of input power and employ thin-collector DHBT’s or
SHBT’s manifest an output impedance which is more immune
to variation at large-signal operation. This translates to circuit
designs that are less dependent on the precise characterization
and knowledge of the device large-signal properties.
An estimate of the power-handling capability of the various
HBT’s is presented in Table III by
–
. As can be seen,
–
approximately scales with area for the SHBT’s on
the same wafer. DHBT A1 can handle approximately twice
the power as the SHBT with the same area, mostly due to the
higher collector voltage. However, the power output of DHBT
B1 is limited by its low current-handling capability due to its
lower peak electric field at the base–collector heterojunction
(described in Section IV), which results in a lower
–
than that of DHBT A1. Even so, Fig. 3 demonstrates that
1454 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 47, NO. 8, AUGUST 1999
Fig. 5. PAE of the HBT’s as a function of input power under the conditions
shown in Table III.
DHBT B1 produces more output power (but at a lower power
density) than DHBT A1 at all input power levels. DHBT A1
and DHBT B1 produced maximum output powers of 15.85 and
15.94 dBm, respectively, resulting in output power densities
of 1.9 and 0.65 mW/ m , respectively. The maximum power
density of the 2 10 m SHBT, 1.1 mW/ m , was smaller
than that of the same-area DHBT A1 due to the lower
breakdown voltage of the SHBT. Thus, in determining the
optimum design for maximum power, one should aim for
designs such as thick-collector DHBT’s that result in higher
while, at the same time, ensuring that the current
handling capability of the device is not handicapped. As
shown by the results, a thinner collector DHBT is often a
better tradeoff since its higher current density overcomes its
smaller to allow a higher power density than thick-
collector DHBT’s. Also, SHBT’s can deliver output power
levels between that of thin- and thick-collector DHBT’s. In the
above considerations, however, one needs to take into account
, which again gives thick-collector DHBT’s the advantage
in not only power performance, but also gain and frequency
performance. Finally, when scaled up to very large areas
for very high power applications, the higher of the
thick-collector DHBT will give it a higher output impedance
according to (1), which will alleviate the impedance-matching
difficulties that often occur for large devices.
Fig. 5 shows the PAE for the HBT’s under the conditions
from Table III, and the maximum PAE values are shown in
the table. Note that the bias and load impedance are optimized
for maximum output power, which caused the measured PAE
of these SHBT’s to be higher than the DHBT’s due to
the decreased knee voltage. However, the higher breakdown
voltage of the DHBT’s compensates somewhat for the higher
knee voltage, according to (3). As expected, the higher gain of
DHBT’s with thick collectors leads to earlier saturation and,
thus, maximum PAE is obtained at a lower power density than
both SHBT’s and thin-collector DHBT’s.
When the load impedance is optimized for maximum PAE,
all HBT’s demonstrate a substantial increase in PAE. For
example, Fig. 6 shows the load–pull measurement for another
Fig. 6. Load–pull measurement of PAE (solid lines, in percent) and gain
(dashed lines, in decibels) for 2  10 m2 device from DHBT A at
Pin = 2:6 dBm with IB held constant. Peak PAE is 46% at  L = 0:6946 8:
Peak gain is 11.4 dB at  L = 0:423 6 5.
2 10 m HBT from DHBT A with V and
, which was optimized under large-signal
operation near 1-dB gain compression with and held
constant. Note that this bias scheme pushed the operation
deeper into Class AB. The peak PAE, 46%, occurred at
with an associated gain of 10.4 dB, while
the peak gain of 11.4 dB occurred at with
an associated PAE of 34%. Thus, by trading off the device
gain by 1 dB, one can benefit from a substantial improvement
in PAE. Similar effects were shown by a 2 20 m HBT
from the SHBT wafer, whose PAE increased from 27%, when
matched for maximum output power, to 41% when matched
for maximum PAE.
The load–pull characteristics of SHBT 1 is shown in Fig. 7
near 1-dB gain compression with and held constant.
Similar to DHBT A in Fig. 6, the peak gain and peak PAE do
not occur at the same impedance: the peak PAE, 34%, occurred
at with an associated gain of 11.2 dB, while
the peak gain of 11.8 dB occurred at with
an associated PAE of 27%. Note that when compared to DHBT
A, the PAE of SHBT 1 does not peak as high or drop off as
quickly with load impedance variation, both of which can be
attributed to the constant bias scheme. At high power
levels, self-biasing under constant bias pushes HBT’s
toward Class-A operation with lower efficiency, but higher
gain, while self-biasing under constant bias pushes HBT’s
toward Class-AB operation with higher efficiency but lower
gain, as described in [1].
VI. DISCUSSION
All HBT’s presented here demonstrated good power perfor-
mance at 8 GHz. The SHBT’s have good breakdown voltages
and current handling, considering their InGaAs collector.
However, the low resulting from high base resistance
and the partially depleted collector limits their microwave
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Fig. 7. Load–pull measurement of PAE (solid lines in percent) and gain
(dashed lines, in decibels) for a 2  10 m2 SHBT at Pin =  2:5 dBm
with VBE held constant. Peak PAE is 34% at  L = 0:1326 165: Peak gain
is 11.8 dB at  L = 0:360 6 130.
gain. Doubling the base doping, doubling the base thickness,
increasing the collector thickness to 6000 A˚, and reducing
the collector doping to ensure full depletion would decrease
these parasitics, which would raise to 115 GHz at the
expense of lowering to 80 GHz. This would result in 3 dB
more gain and 2% higher PAE for the SHBT’s at -band.
The increased collector depletion width and reduced doping
would also increase the breakdown voltage at the expense
of lower current handling. Also, in order to enhance the
PAE and maximum output power, the knee voltage could be
reduced by optimizing the layers and contacts for reduced
emitter and collector parasitic resistances. Together, the higher
breakdown voltage and lower knee voltage could increase
the PAE by 10%. Finally, SHBT designs with better thermal
management would decrease thermal-generated current at high
, allowing for biasing above 2.0 V and closer to .
While the DHBT power performance can be improved
by many of the same optimizations as listed above for the
SHBT’s, more fundamental issues should be addressed to
obtain the full potential power performance of the DHBT’s.
The two major power limitations on these DHBT’s are the high
knee voltage and the low maximum current density .
Both are limited by transport of electrons over the barrier
in the base–collector heterojunction. By introducing more
layers in the CSL with a thinner period, the barrier could be
lowered for decreased and increased . Modifications
to the spacer/delta-doped layers between the CSL and the
base–collector layers could lower the barrier further. Other
possible enhancements are grading the emitter–base junction
to remove the offset voltage of 0.15 V and optimizing the
collector doping for the best tradeoff.
Finally, note that while the low of the DHBT’s
limits their power density, the first-order analysis of (2) and
(3) demonstrates that the absolute output power and PAE are
dependent on and not (for a fixed system-
minimum ). Therefore, the higher breakdown voltage of
the DHBT’s should enable much greater output power than
the SHBT’s when scaled to very large emitters. For exam-
ple, DHBT’s with 33-layer CSL designs using 15-A˚ periods
demonstrated the record output power density for InP-based
HBT’s of 3.5 mW/ m at 56% PAE at -band, which was
achieved at V and A/cm [2].
VII. CONCLUSIONS
HBT’s need to exhibit high gain, high breakdown voltage,
low knee voltage, and high maximum collector current density
in order to generate high output power at high efficiency under
Class A and B operations. The SHBT’s presented in this paper
exhibited substantial power performance considering the use
of an InGaAs collector. Power densities up to 1.1 mW/ m at
8 GHz with efficiencies over 30% were measured. In order to
increase their power performance, several minor optimizations,
such as decreasing the collector doping and reducing parasitic
resistances, can be made to increase the breakdown voltage
and reduce the knee voltage.
The DHBT’s presented here demonstrated significantly
higher breakdown voltages than the SHBT’s. However, current
blocking at the base–collector junction at high current levels
limited the of the DHBT’s below that of the SHBT’s.
Along with much greater knee voltages than the SHBT’s, the
lower limited the improvement in power performance
in the DHBT’s to 1.9 mW/ m with a peak efficiency of 46%
for the DHBT with a 3000-A˚ collector. Although the DHBT’s
with a 6000-A˚ collector offered 3 dB more gain than the
DHBT’s with the 3000-A˚ collector due to the higher ,
the lower electric field in the collector enhanced the electron
blocking at high current levels and limited its maximum
power density below that of the SHBT wafer. In order to
demonstrate the full power potential of InP-based DHBT’s,
the base–collector junction of these DHBT’s needs to be
further improved to increase the maximum collector current
and decrease the knee voltage.
Additional power measurements on the HBT’s indicate
that the high of the 6000-A˚ DHBT moves its op-
timal load impedances for gain, output power, and PAE
further apart than corresponding optimal impedances for the
3000-A˚ DHBT or for the SHBT. Similarly, the optimal load
impedance of the 6000-A˚ DHBT moves more due to variations
in the input power level. This makes choosing the appropriate
load impedance for circuit designs more difficult for the
thick-collector DHBT. However, at the same time, the larger
breakdown voltage of the thick-collector DHBT allows it to
scale to larger areas than either the 3000-A˚ DHBT or for
the SHBT before reducing the optimal load impedances to
impractical values for matching.
The results presented here demonstrate the suitability of InP-
based SHBT’s for applications requiring up to moderate power
levels and the potential of InP-based DHBT’s for high-power
applications.
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